The WordPress.com stats helper monkeys prepared a 2012 annual report for this blog. Semiconductors, especially, is very technical in nature, and therefore, I do not think many people visit my blog. Many, many thanks are due to all of my readers for making this blog so very successful. I would like to thank WordPress, especially when I was unable to blog as much as I would like to for nearly eight months. I hope to keep blogging regularly in the new year. Happy new year to all of my readers, well wishers and friends! 😉
Here’s an excerpt:
19,000 people fit into the new Barclays Center to see Jay-Z perform. This blog was viewed about 95,000 times in 2012. If it were a concert at the Barclays Center, it would take about 5 sold-out performances for that many people to see it.
Friends, I did mention some time ago that I shall start blogging or talking about photonics — yet another subject close to my heart!
Well, that dream has been realized, thanks to Photonics.com — the world’s leading site on the subject, from Laurin Publishing, USA.
How many of you are aware that some of the best work done in photonics in Asia is carried out in India? Are you aware that one of the best institutes in the country is located down south — in Cochin — known as the International School of Photonics at Cochin University of Science and Technology.
It is in this very institute that the Photonics Society of India (PSI) was founded in 2000, which also administers the society. The PSI is a professional organization of people, institutions and companies working with photonics in India.
The PSI has some very distinguished gentlemen at the helm. Professor P. Radhakrishnan, International School of Photonics, is its president. He is assisted by Dr. Reji Philip, vice president, and associate professor, Optics Group, Raman Research Institute, Bangalore. Professor V. P. N. Nampoori, International School of Photonics, is general secretary.
In fact, it was a pleasure to recently visit the famous Raman Research Institute (RRI) in Bangalore, where I had the good fortune of interacting with some of the best and renowned researchers that India has on this subject.
The various kinds of equipment the RRI has at the labs is mind boggling! Makes you wonder — these folks are really bright and highly talented to be doing such exemplary work.
Enough said! May I take this opportunity to thank Laurin Publishing for helping me realize another dream. I hope you all enjoy my Photonics Blog! Thanks for your support, as always, dear friends.
According to Dr. Walden C. Rhines, chairman and CEO, Mentor Graphics Corp., verification has to improve and change every year just to keep up with the rapidly changing semiconductor technology. Fortunately, the innovations are running ahead of the technology and there are no fundamental reasons why we cannot adequately verify the most complex chips and systems of the future. He was speaking at the recently held DVCON 2014 in Bangalore, India.
A design engineer’s project time for doing design has reduced by 15 percent from 2007-2014, while the engineer’s time for doing verification had seen 17 percent increase during the same time. At this rate, in about 40 years, all of a designer’s time will be devoted to verification. At the current rate, there is almost no chance of getting a single-gate design correct on first pass!
Looking at a crossover of verification engineers vs. designer engineers, there is a CAGR designers of 4.55 percent, and for CAGR verifiers, it is 12.62 percent.
The on-time completion remains constant, as we look at the non-FPGA project’s schedule completion trends, which are: 67 percent behind schedule for 2007, 66 percent behind schedule for 2010, 67 percent behind schedule for 2012, and 59 percent behind schedule for 2014. There has been an increase in the average number of embedded processors per design size, moving from 1.12 to 4.05.
Looking at the macro trends, there has been standardization of verification languages. SystemVerilog is the only verification language growing. Now, interestingly, India leads the world in SystemVerilog adoption. It is also remarkable that the industry converged on IEEE 1800. SystemVerilog is now mainstream.
There has been standardization in base class libraries as well. There was 56 percent UVM growth between 2012 and 2014, and 13 percent is projected growth in UVM the next year. Again, India leads the world in UVM adoption.
The second macro trend is standardization of the SoC verification flow. It is emerging from ad hoc approaches to systematic processes. The verification paradox is: a good verification process lets you get the most out of best-in-class verification tools.
The goal of unit-level checking is to verify that the functionality is correct for each IP, while achieving high coverage. Use of advanced verification techniques has also increased from 2007 to 2014.
Next, the goal of connectivity checking is to ensure that the IP blocks are connected correctly, a common goal with IP integration and data path checking.
The goal of system-level checking is performance, power analysis and SoC functionality. Also, there are SoC ‘features’ that need to be verified.
A third macro trend is the coverage and power across all aspects of verification. The Unified Coverage Interoperability Standard or UCIS standard was announced at DAC 2012 by Accellera. Standards accelerate the EDA innovation!
The fourth trend is active power management. Now, low-power design requires multiple verification approaches. Trends in power management verification include things like Hypervisor/OS control of power management, application-level power management, operation in each system power state, interactions between power domains, hardware power control sequence generation, transitions between system power states, power domain state reset/restoration, and power domain power down/power up.
Macro enablers in verification
Looking at the macro enablers in verification, there is the intelligent test bench, multi-engine verification platforms, and application-specific formal. The intelligent test bench technology accelerates coverage closure. It has also seen the emergence of intelligent software driven verification.
Embedded software headcount surges with every node. Clock speed scaling slows the simulation performance improvement. Growing at over 30 percent CAGR from 2010-14, emulation is the fastest growing segment of EDA.
As for system-level checking, as the design sizes increase emulation up, the FPGA prototyping goes down. The modern emulation performance nmakes virtual debug fast. Virtual stimulus makes emulator a server, and moves the emulator from the lab to the datacenter, thereby delivering more productivity, flexibility, and reliability. Effective 100MHz embedded software debug makes virtual prototype behave like real silicon. Now, integrated simulation/emulation/software verification environments have emerged.
Lastly, for application-specific formal, the larger designs use more formal. The application-specific formal includes checking clock domain crossings.
SEMICON Europa 2014 will be held at Grenoble, France, on October 7-9 October, 2014. The event will see over 400 exhibitors, which means, the exhibition area has expanded by over 40 percent vs. 2013. There will be over 70 programs featuring 300+ speakers. SEMI expects 6,000+ visitors.
A feature of the event will be the Innovation Village that will feature 35 start-ups. I have been just informed that four start-ups have cancelled. So, that leaves 31 start-ups: ActLight, Aryballe, Avalun, Bluwireless Technology, CALAO Systems, Enerstone, Euresis, Epigan, Evaderis, Exagan, Feeligreen, Genes’Ink, Grapheat, Gridbee, Heyday, Hotblock Onboard, Imagsa Technology, Irlynx, Madci, Metablue Solution, Nessos, Nocilis Materials, Noivion, PETsys Electronics, Pollen Technology, Scint-X, Sepcell, Silicon Line GmbH, Smoltek, Sol Voltaics and Wavelens.
A few start-ups are given below:
ActLight SA: It focuses in the field of CMOS photonics.
AVALUN SAS: It currently develops the LabPad®, a next – generation mobile point-of-care (POC) device.
CALAO Systems: It is the specialist of onboard connected computers.
eVaderis: It offers energy efficient, low power mixed – signal data – centric control processors.
Enerstone: It works with rechargeable battery manufacturers and integrators to improve the charge quality of their batteries.
Exagan: It is a leading supplier of Gallium Nitride based transistor devices.
Feeligreen: It provides micro – current devices for dermo – cosmetics and dermo – therapeutics.
Grapheat: It is a young startup specialized in the production and integration of monolayer high – quality of graphene on wafers and substrates for specific applications.
Gridbee Communications: It is developing Innovative long range Mesh Network solution for connected objects.
Heyday: It develops semiconductor ICs for the power conversion market.
Irlynx: It develops and commercializes infrared sensors.
Nessos Information Technologies SA: Nessos is a highly qualified software development company.
Nocilis Materials: It offers various silicon based semiconductor materials.
Noivion: It developed and patented a new thin film deposition technique named Ionized Jet Deposition (IJD).
PETsys Electronics SA: It developed new PET detectors for next generation of medical PET scanners.
Pollen Technology: It is a software company.
Scint-X: It develops and produces cutting – edge structured scintillators.
Silicon Line: A leading global provider of innovative ultra – low power optical link technology for mobile and consumer electronics markets.
Smoltek AB: It offers a proprietary conductive nano – scale carbon technology.
Wavelens: It is developing disruptive optical MEMS solutions.
On October 7, there will be a five-minute pitch for each start-up participating. It will be followed by a panel discussion: ‘Fundraising for the Future Champions of European Electronics: Strategies, Challenges and Opportunities. Day two will host the Innovation conference.
DVCon India 2014 has come to Bangalore, India, for the first time. It will be held at the Hotel Park Plaza in Bangalore, on Sept. 25-26. Dr. Wally Rhines, CEO, Mentor Graphics will open the proceedings with his inaugural keynote.
Gaurav Jalan, SmartPlay, chair – promotions committee took time to speak about DVCon 2014 India.
Focus of DVCon 2014 India
First, what’s the focus of DVCon 2014 India? According to Jalan, DVCon has been a premiere conference in the US contributing to quality tutorials, papers and an excellent platform for networking. DVCON India focuses on filling the void of a vendor neutral quality conference in the neighbourhood – one that will grow over time.
The idea is to bring together, hitherto dispersed, yet substantial, design, verification and ESL community and give them a voice. Engineers get a chance to learn solutions to the verification problems, share the effectiveness of the solutions they have experimented, understand off the shelf solutions that are available in market and meet the vendor agnostic user fraternity. Moving forward the expectation is to get the users involved as early adopters of upcoming standards and actively contribute to them.
Trends in design
Next, what are the trends today in design? Jalan said while the designs continue to parade on the lines of Moore’s law there is a lot happening beyond the mere gate count. Defining and developing IPs with a wide configuration options serving a variety of application domains is a challenge.
The SoCs are crossing multi billion gate design (A8 in iPhone6 is 2 billion) with multi-fold increase in complexity due to multiple clock domains, multiple power domains, multiple voltage domains while delivering required performance in different application modes with sleek foot print.
Trends in verification
Now, let’s examine the trends today in verification. When design increases linearly, verification jumps exponentially. While UVM has settled dust to some extent on the IP verification level, there is a huge of challenges still awaiting to be addressed. The IP itself is growing in size limiting the simulator and encouraging users to move to emulators. While UVM solved the methodology war the VIPs available are still not simulator agnostic and expecting a emulator agnostic VIP portfolio is still a distant dream.
SoC verification is still a challenge not just due to the sheer size but because porting an env from block to SoC is difficult. The test plan definition and development for SoC level itself is a challenge. Portable stimulus group from Accellera is addressing this.
Similarly, coverage collection from different tools is difficult to merge. Unified coverage group at Accellera is addressing this. Low power today is a norm and verifying a power aware design is quite challenging. UPF is an attempt to standardize this.
Porting a SoC to emulator to enable hardware acceleration so as to run usecases is another trend picking up. Teams now are able to boot android on an SoC even before the silicon arrives. With growing analog content on chip the onus is on the verification engineers to ensure the digital and analog sides of the chip work in conjunction as per specs. Formal apps have picked so as to address connectivity tests, register spec testing, low power static checks and many more.
Accelearating EDA innovation
So, how will EDA innovation get accelerated? According to Jalan, the semiconductor industry has always witnessed that startups and smaller companies lead the innovation. Given the plethora of challenges around, there are multiple opportunities to be addressed from both the biggies and the start-ups.
The evolution of standards at Accellera definitely is a great step so as to bring the focus on real innovation in the tools while providing a platform for the user community to come forward sharing the challenges and proposing alternates. With a standard baseline that is defined with collaboration from all partners of the ecosystem, the EDA companies can focus on competing on performance, user interface, increased tool capacity and enabling faster time to market.
Forums like DVCON India help in growing awareness on standard promoted by Accellera while encouraging participants from different organizations and geographies join to contribute. Apart from tools areas where EDA innovation would pick up include new IT technologies and platforms – Cloud, Mobile devices.
Next level of verification productivity
Where is the next level of verification productivity likely to come from? To this, Jalan replied that productivity in the verification improves from different aspects.
While faster tools with increased capacity comes from innovation at EDA end, standard have played an excellent role in addressing it. UVM has helped in displacing vendor specific technologies to improve inter-operability, quick ramp up for engineers and reusability. Similarly on power format, UPF has played an important role in bridging the gaps.
Unified coverage is another aspect where it will help in closing early with coverage driven verification. IPXACT and SystemRDL standards help further in packaging IPs and easier hand off to enable reuse. Similarly other standards on ESL, AMS etc help in closing the loop holes that prevent productivity.
New, portable stimulus specification now being developed under Accellera that will help in easing out test development at different levels from IP to sub system to SoC. For faster simulations, the increase in adoption of hardware acceleration platforms is helping verification engineers to improve regression turn around time.
Formal technologies play an important role in providing a mathematical proofs to common verification challenges at an accelerated pace in comparison to simulation. Finally events like DVCON enables users to share their experiences and knowledge encouraging others to try out solutions instead of struggling with the process of discovering or inventing one.
More Indian start-ups
Finally, do the organizers expect to see more Indian start-ups post this event? Yes, says Jalan. “We even have a special incubation booth that is encouraging young startups to come forth and exhibit at a reduced cost (only $300). We are creating a platform and soon we will see new players in all areas of Semiconductor.
“Also, the Indian government’s push in the semiconductor space will give new startups further incentive to mushroom. These conferences help entrepreneurs to talk to everyone in the community about problems, vet potential solutions and seek blessings from gurus.”
Apple has done it again! Trust the Cupertino-based company to come up with great products — time after time, after time!
Today, the iPhone 6 and iPhone 6 Plus have been announced! These were followed quickly by announcements regarding the Apple Watch and Apple Pay.
The phones have 4.7-inch and 5.5-inch Retina HD displays, and packed with innovative technologies in an all-new dramatically thin and seamless design. Also, they are engineered to be the thinnest ever. Both models run on the all-new A8 chip and include iOS 8, the very latest version!
The Apple Pay now allows a very easy way to securely pay for physical goods and services in stores or apps with the touch of a finger. You can pay securely and conveniently in stores by holding the phone near the contactless reader and keeping a finger on Touch ID. There is absolutely no need to unlock your iPhone or launch an app!
The Apple Watch introduces a specially designed and engineered Digital Crown that provides an innovative way to scroll, zoom and navigate. It is Apple’s most revolutionary navigation tool since the iPod Click Wheel and iPhone Multi-Touch.
Analysys Mason believes that smartwatches will become the dominant wearable smart device by sales in early 2017, and that, Apple will drive this market. Analysys Mason also feels that Apple has an advantage in the race for mobile commerce and payments dominance.
IHS reports that Apple rarely invents new markets, despite its reputation. But when Apple launches a new product category, it attempts to redefine the market. Apple Pay may also get introduced internationally as soon as possible.
My dear friends, I am now in the process of selling off Pradeep’s Point! as well as all of my other blogs! 🙂
As most of you are probably aware, Webstatsdomain.org estimated Pradeep’s Point! at a whopping $19.1 billion in July 2014. As I write this post, the number has slightly reduced to $16.6 billion. Pradeep’s Point! is my flagship blog! 😉
It’s been a long time! I started Pradeep’s Point! back in 2007, having just returned to India after my second stint in Hong Kong and China. Actually, it was initially placed under Blogspot as Pradeep Chakraborty’s Blog – when it won the first international award – Pradeep Chakraborty’s Blog was selected as the best in the world in the Electronic Hardware category for 2008-10, by Electronics Weekly, UK. I remember and would again like to thank all of those folks who voted for me to the first ever international title! 🙂
Next, Pradeep Chakraborty’s Blog received an Honorable Mention @ Blognet Awards 2009! That’s also the time when someone succeeded in adding malware to that blog, and there was absolutely no fault of mine, and it was later removed by Google! I recall spending an entire night migrating the content to WordPress, where I had a secondary blog – Pradeep’s Point!
I moved on to WordPress, migrated all of the posts, and Pradeep’s Point! was reborn, or rather, born!
Thereafter, it has been hugely satisfying journey for me! I managed to pick up at least one international award / international recognition for all of my blogs, every year, till this year! 😉 These are:
* PC’s Semicon Blog awarded the Top Digital Media Blog by Online IT Degree (in November 2010).
* Green Gadget of Texas, USA, awarded Pradeep’s Point! as the “Featured Tech Site” for 2011!
* In 2012, Gorkana, UK, selected Pradeep’s Point! as the Blog Influencer 2012!
* PC’s Telecom Blog listed among Best VoIP blogs by HostedSwitch, USA.
* In Feb. 2013, PC’s Electronic Components Blog selected as 100 Top Resources for Electrical Engineers on ElectricalEngineeringSchools.org, USA.
* In August 2014, PC’s Electronic Components Blog was ranked 11th in the “Top 101 Best Resources for Electrical Engineers.”
Now, this year, the huge estimation of Pradeep’s Point! by Webstatsdomain.org! 🙂
As I write, two folks – from Bangalore — are trying to gather funds to buy Pradeep’s Point! Although, my personal preference is for a very good friend! 🙂
The other five blogs up for sale are:
* PC’s Semiconductors Blog. (Won an award)
* PC’s Solar Photovoltaics Blog.
* PC’s Electronics Blog.
* PC’s Electronic Components Blog. (Won two awards)
* PC’s Telecom Blog. (Won an award)
I hope that the blogs will all remain, as will the content, but the owner (or owners) will be different! Perhaps, the blogs could have a different name!
Maybe, the new owners will try and keep me on board, too! 😉 (I hope, they do).
I already have feelers, again from Bangalore, for buying out PC’s Semiconductors Blog and PC’s Electronic Components Blog. Again, I would prefer, if a friend, hopefully, tried to buy all of them, together! One blog definitely can’t do without the other – that’s my estimation! 😉 Well, let’s see what happens!
So, my dear friends, once again, it has been a pleasure serving you all via my blogs! Now, they are in the process of being sold off. Whoever buys those, will definitely have a great future! 🙂 (In case, I change my mind, the blogs will remain as they are! 😉 )
About time 😉 I guess!! Thanks everyone, for your tremendous love and continuous support! 🙂
“I’d rather attempt to do something great and fail, than to attempt to do nothing and succeed!” — Robert H. Schuller.
Yes, I definitely agree! 🙂
There have been several innovations of innovations happening in the global technology industry. The IoT, mobility, cloud computing, etc., are creating opportunities for the system of systems, according to Lip-Bu Tan, president and CEO, Cadence Design Systems Inc.
Tan was delivering the main keynote. at the recently held CDNLive 2014 in Bangalore, India,
Some of the trends driving the global semiconductor market growth in the end markets include automotives at $24 billion, computers at $76 billion, industrial electronics at $14,1 billion, medical electronics at $12.5 billion, and mobile phones at $100 billion. In India, especially, a lot of fabless companies are said to be coming up.
The tablet is a system of systems. It has communications, navigation, recording and photography, etc. Even the automotive vehicle is a convincing example. Next, there is the IoT. There are said to be diverse needs for the IoT.
There are said to be several challenges for the system of systems. Some of these are more IP and software requirements, and more needs for low power and mixed signal. System design enablement requires system integration, packaging and board, etc.
Cadence has a comprehensive SoC IP solution. The mixed signal verification solution ensures functionality, reliability and performance. Cadence also introduced the Voltus-Fi custom power integrity solution in Shanghai the week before. Its Quantus QRC extraction solution gives up to 5X performance.
Next, the Jasper acquisition expands the Cadence development suite. Cadence also provides the FPGA-based prototyping with Palladium flow for software development.
Tan concluded that new technologies always require closer collaboration — from IP through manufacturing. Cadence is here to help designers innovate — from systems to silicon.
Cadence Design Systems Inc. recently announced the Quantus QRC extraction solution had been certified for TSMC 16nm FinFET.
So, what’s the uniqueness about the Cadence Quantus QRC extraction solution?
KT Moore, senior group director – Product Marketing, Digital and Signoff Group, Cadence Design Systems, said: “There are several parasitic challenges that are associated with advanced node designs — especially FinFET – and it’s not just about tighter geometries and new design rules. We can bucket these challenges into two main categories: increasing complexity and modeling challenges.
“The number of process corners is exploding, and for FinFET devices specifically, there is an explosion in the parasitic coupling capacitances and resistances. This increases the design complexity and sizes. The netlist is getting bigger and bigger, and as a result, there is an increase in extraction runtimes for SoC designs and post-layout simulation and characterization runtimes for custom/analog designs.
“Our customers consistently tell us that, for advanced nodes, and especially for FinFET designs, while their extraction runtimes and time-to-signoff is increasing, their actual time-to-market is shrinking and putting an enormous amount of pressure on designers to deliver on-time tapeout. In order to address these market pressures, we have employed the massively parallel technology that was first introduced in our Tempus Timing Signoff Solution and Voltus IC Power Integrity Solution to our next-generation extraction tool, Quantus QRC Extraction Solution.
“Quantus QRC Extraction Solution enables us to deliver up to 5X better performance than competing solutions and allows scalability of up to 100s of CPUs and machines.”
Support for FinFET features
How is Quantus providing significant enhancements to support FinFET features?
Parasitic extraction is at the forefront with the introduction of any new technology node. For FinFET designs, it’s a bit more challenging due to the introduction of non-planar FinFET devices. There are more layers to be handled, more RC effects that need to be modeled and an introduction of local interconnects. There are also secondary and third order manufacturing effects that need to modeled, and all these new features have to be modeled with precise accuracy.
Performance and turnaround times are absolutely important, but if you can’t provide accuracy for these devices — especially in correlation to the foundry golden data — designers would have to over-margin their designs and leave performance on the table.
How can Cadence claim that it has the ‘tightest correlation to foundry golden data at TSMC vs. competing solutions’? And, why 16nm only?
According to Moore, the foundry partner, TSMC, asserts that Quantus QRC Extraction Solution provides best-in-class accuracy, which was referenced in the recent press announcement:
“Cadence Quantus QRC Extraction Solution successfully passed TSMC’s rigorous parasitic extraction certification requirements to achieve best-in-class accuracy against the foundry golden data for FinFET technology.”
FinFET structures present unique challenges since they are non-planar devices as opposed to its CMOS predecessor, which is a planar device. We partnered with TSMC from the very beginning to address the modeling challenges, and we’ve seen many complex shapes and structures over the year that we’ve modeled accurately.
“We’re not surprised that TSMC has recognized our best-in-class accuracy because we’re the leader in providing extraction solutions for RF designs. Cadence Quantus QRC Extraction Solution has been certified for TSMC 16nm FinFET, however, it’s important to note that we’ve been certified for all other technology nodes and our QRC techfiles are available to our customers from TSMC today.”
Intersolar North America successfully concluded its seventh annual show in the heart of the United States’ largest solar market, California. More than 17,000 visitors from 74 countries visited 530 exhibitors.
The show had the latest innovations in the photovoltaic, energy storage, balance of systems, mounting and tracking systems, and solar heating and cooling market sectors.
It just shows how the USA has evolved as a leading market for solar PV over the years. One could feel USA creeping up on China! Which brings me to the other significant news.
Recently, there was news regarding the USA-China solar dispute. USA has won huge anti-dumping tariffs in the US-China solar panel trade case. A preliminary decision by the US Department of Commerce has imposed significant tariffs on Chinese solar modules in the anti-dumping portion of the case.
The decision has also closed SolarWorld’s “loophole,” which is said to have allowed Chinese module manufacturers to use Taiwanese cells in their modules, circumventing US trade duties.
Will this affect the Chinese PV module suppliers? Perhaps, not that much. Why so? China itself has a very huge domestic market for solar PV. They can continue to do well in China itself. It can also sell solar PV modules in India, as well, besides other regions in the Asia Pacific.
That brings me back to Intersolar North America 2014. Why was there such a low presence of Indian companies? The exhibitor list for the show reads only two — Lanco Solar Pvt Ltd and Vikram Solar Pvt Ltd. Where are the others?
If one looks at the Ministry for New and Renewable Energy (MNRE) website, there is a notification stating that a National Solar Mission (NSM) is being implemented to give a boost to solar power generation in the country. It has a long-term goal of adding 20,000 MWp of grid-connected solar power by 2022, to be achieved in three phases (first phase up to 2012-13, second phase from 2013 to 2017 and the third phase from 2017 to 2022).
Well, the MNRE has also put up a release stating complaints received about the non-function of the systems installed by channel partners. Without getting into details, why can’t Indian suppliers get to the ground and work up solidly? Some of the complaints are actually not even so serious. System not working. Channel partner not attending complaint! And, plant not working due to inverter (PPS) burnt down. These should be attended to quickly, unless, there is some monetary or other issue, which, at least, I am not aware of!
The CNA Corp.s Energy, Water, & Climate division released two studies earlier this week, which found that cost-effective options that power plants can use to cut water use can also help plants reduce CO2 emissions.
The first report, Capturing Synergies Between Water Conservation and Carbon Dioxide Emissions in the Power Sector, focuses on strategy recommendations based on analyses of water use and CO2 emissions in four case studies, which are detailed in the second report, A Clash of Competing Necessities: Water Adequacy and Electric Reliability in China, India, France, and Texas.
CNA’s Energy, Water, & Climate division released two studies, which found that cost-effective options that power plants can use to cut water use can also help plants reduce CO2 emissions.
“It’s a very important issue,” said lead study author Paul Faeth, director of Energy, Water, & Climate at CNA. “Water used to cool power plants is the largest source of water withdrawals in the United States and France, and a large source in China and India.”
“The recommendations in these reports can serve as a starting point for leaders in these countries, and for leaders around the world, to take the steps needed to ensure the reliability of current generating plants and begin planning for how to meet future demands for electric power.”
India needs to learn from the Intersolar North America show. It also needs to look carefully at CNA’s reports. It is always great and good work that attracts global attention. India has all of the requred capabilities to do so!