It always gives me great pleasure chatting with Dr. Walden (Wallly) C. Rhines, chairman and CEO, of Mentor Graphics, and vice chairman of the EDA Consortium, USA. 2013 is just round the corner. What lies ahead for the global semiconductor industry is a question on everyone’s lips! How will the EDA industry do next year? For that matter, what should the Indian semiconductor industry look forward to next year?
Three trends for 2013
First, I asked Dr. Wally Rhines regarding the trends in the global semiconductor industry. He cited:
* Growth in communication ICs.
* Growth in the third dimension.
* Accelerated design activity at the leading edge.
Growth in communication ICs: On the macro level, silicon area shipments continue to grow gradually, as do semiconductor unit shipments. However, there’s a major shift in application segments from computing to communications. Communications used to be only one third the size of computing in terms of semiconductor usage.
Communications are expected to surpass computing in terms of semiconductor consumption by 2014 thanks to the rapid growth of wireless applications, the incorporation of computing into communications devices like smart phones and the addition of communications to computing devices like tablet computers.
Growth in the third dimension: Shrinking feature sizes and growing wafer diameters will continue to contribute to the annual 30 percent decrease in the average cost per transistor and average 72 percent unit growth of transistors, but they will do so at a diminished rate. Fortunately, other avenues are emerging that can help sustain the semiconductor industry’s remarkable rate of growth. One largely untapped opportunity is in the third dimension, i.e. growing vertically instead of shrinking in the XY plane.
DRAM stacks of eight or more die are already possible, although they are still more expensive on a cost per bit basis compared to unstacked devices. Complex packaged systems made up of multiple heterogeneous die, memory stacked on logic and interposers to connect the die are evolving rapidly. Layers in the IC manufacturing process continue to increase as well.
Accelerated design activity at the leading edge: Another interesting trend is the recent surge in capital spending among foundries to add capacity at the leading edge. This wave of spending will result in excess capacity, at least initially, which may force foundries to lower prices to boost demand. In fact, capacity utilization data in the last few months shows a dramatic decline in utilization at 28/32nm and 22nm nodes, suggesting that excess capacity is already happening to an extent.
While differences in 28 and 20nm processes—such as double patterning—create challenges, the existing capital equipment is largely compatible with both processes. Such a high volume of wafers and the large available capacity will lead to increasingly aggressive wafer pricing over time. As a result, cost-effective wafers from foundries will encourage totally new designs that would not have been possible at today’s wafer cost.
Industry outlook 2013
So, how is the outlook for 2013 going to shape up? Dr. Rhines said: “After almost no growth in 2012, most analysts are expecting improvement in semiconductor market growth in the coming year. Currently, the analyst forecasts for the semiconductor industry in 2013 range from 4.2 percent on the low side to 16.6 percent on the high side, with most firms coming in between 6 percent and 10 percent. The average of forecasts among the major semiconductor analyst firms is approximately 8.2 percent.
“However, most semiconductor companies are less optimistic in their published outlooks. This seems to be influenced by the level of uncertainty that exists because of unknown government actions and market conditions in the US, Europe and China.”
Any more consolidations?
It would be interesting to hear Dr. Rhines’ opinion on any further consolidations within the industry. He said: “It is common misperception that the semiconductor industry is consolidating. A closer look at the data shows that the semiconductor industry has been doing the opposite. It has been DE-consolidating for more than 40 years.
“Take the #1 semiconductor supplier, Intel. Intel’s market share is the same today as it was a decade ago. And, the combined market share of the top five semiconductor suppliers has been slowly declining since the 1960s. Similar trends also apply to the top ten and top 50—both are the same or lower than they were a decade, as well as decades, ago. In fact, the combined market share of the top 50 semiconductor companies has decreased 11 points in the last 12 years.
Cadence Design Systems Inc. has released the Allegro/OrCAD 16.6 that provides unmatched, scalable design solutions addressing technology challenges.
Allegro is meant for simple to more complex boards, for the geographically dispersed design teams. They also cater to the personal productivity needs for start-ups and small to medium companies. It provides high-speed, power aware SI, HDI managed design environments, that is meant for medium to large enterprises.
Allegro, Sigrity and OrCAD – major themes of Allegro PCB 16.6
The major themes of Allegro PCB 16.6 include the first ECAD collaborative environment for work-in-progress (WiP) PCB design using Microsoft SharePoint. It accelerates the timing closure for high-speed interfaces such as DDRx. There is support for advanced miniaturization techniques that embed passive and active components on inner layers of a PCB.
Regarding the percentage of enhanced miniaturization capabilities for embedding dual-sided and vertical components, Hemant Shah, product marketing director, Allegro PCB and FPGA Products, Cadence, said: “Components with dual-sided contacts offer customers the ability to connect to the components pins through the layer above or through the layer below. This provides routing flexibility. It also allows customers who want redundant connections on inner layers.”
There can be accelerated design implementation through flexible PCB team design capability. Leveraging GPUs for faster display, you can pan and zoom on dense PCBs, enabling greater design productivity.
Typical product creation environment includes the best-in-class hardware design environment for implementation, analysis and compliance sign-off. The design team collaboration capability encompasses design-chain partners. Design data can be integrated into corporate systems to manage cost and quality, and provide visibility. It allows on-time release into manufacturing to build products.
Allegro, OrCAD and Sigrity ensure product creation with the best-in-class PCB design environment. Design team collaboration and productivity is integrated at the PCB. Design data integration is done into corporate systems to manage cost and quality. There is on-time release into manufacturing to build products. Allegro, OrCAD and Sigrity are helping create market leading products.
Users can create the first ECAD collaborative environment using Microsoft SharePoint. Design creation and collaboration trends include geographically distributed teams, increase in outsourcing (OEMs-ODMs), product life cycle management tools are not designed/targeted for managing work-in-progress data. For every design engineer, there are 3X-5X collaborators, reviewers, etc.
The Allegro Design workbench integrates seamlessly to SharePoint 2010. The Team Design Authoring cockpit facilitates design data in and out of SharePoint providing WiP design data management. There is block level check-in, check-out, etc. SharePoint is already deployed in many companies. It is scalable from single server to cloud environment. It has rich platform for power users to configure and developers to customize.
By creating the first ECAD collaborative environment, users can reduce the product creation time by up to 40 per cent. Chances of first pass failure are also reduced from 25 per cent to 1 per cent. Users can accelerate the timing closure on high-speed, multi-Gigabit signals.
For the sake of completeness, that is, for a view of the complete 2013 semiconductor sales and sales growth forecast outlook, Mike Cowan, an independent semicon consultant, has extended his model to ‘capture’ the forecast sales numbers for the final two quarters of 2013.
Thus, the second half of 2013 sales forecast estimate came in at $170.6 billion, which represents a 10 percent increase over the (forecasted) 2H-2012 sales of $155.2 billion.
Therefore, the full year 2013 sales forecast outlook becomes $321.1 billion, which yields an expected year-on-year sales growth forecast estimate of 7.7 percent for 2013.
Quarterly, half year and full year forecast results for 2011, 2012, and 2013 are provided in the following table.
As noted, all forecast numbers are italicized. Also note that a line has been included that provides the most recent (June 2012’s Spring 2012 Forecast Update) WSTS/SIA forecast results for comparative purposes.
NXP Semiconductors N.V. has announced the first NWP ISO 11898-6 and AUTOSAR R3.2.1 compliant solution supporting CAN Partial Networking.
The stand-alone TJA1145 CAN transceiver and integrated system basis chip UJA1168 – the world’s first highly integrated solution to support CAN Partial Networking – give design engineers precision control over a vehicle’s bus communication network. By intelligently de-activating electronic control units (ECUs) that are currently not needed, engineers can significantly reduce vehicle fuel consumption and CO2 emissions without sacrificing performance or consumer experience.
Reducing CO2, improving energy efficiency
So, how will the NXP solution reduce CO2 and improve energy efficiency in vehicles? Karsten Penno, business development manager, Business Unit Automotive, NXP, said: “In current CAN networks, all ECUs are always active and consuming power when the vehicle is in use. This is the case even if the applications they control aren’t continuously required, such as seat positioning, sun roof operation, park assistance systems, etc.
“CAN Partial Networking changes this model by activating only those ECUs that are functionally required, while other ECUs remain in a low-power mode until needed. This results in significant savings in power/fuel consumption, reducing costs, wiring and CO2 emissions. CAN Partial Networking is also extremely beneficial for electric and hybrid vehicles as it helps extending their operating range and optimizing charging time. Saving potential: 0.11l fuel savings/100km and 2.6g CO2 reduction/km.”
Why not before?
Now, if the CAN Partial Networking solution is so novel, why wasn’t it thought of before?
Penno said: “Innovations like CAN Partial Networking always require a broad industry acceptance and standardization. The CAN bus system – as key component of in-vehicles networks – has been around for many years (introduced in early ’90s). However, only with the rising awareness on CO2 emissions and overall vehicle efficiency – along with growing CAN node counts – came the need for a more efficient CAN standard. NXP is innovation leader in this area and is chairs the standardizing working group within ISO.” Read more…
Despite all the talk of semicon/VLSI going around in India, is the correct curriculum really being taught in the various institutes? Is the academia able to prepare students to be better equipped to tackle today’s world’s problems? Does the student have sufficient skills that the Indian (and global) semicon industry recruiters are looking for? Is the student, and the academia semiconductor-industry ready sufficiently?
There was a lively panel discussion titled: Forging win-win industry-academia collaboration in VLSI education during the post lunch session of CDNLive India University conference.
I remember last year’s CDNLive India panel discussion quite clearly! There was an entertaining session on how to prepare the students to be semiconductor industry read. It remains a top read till date!
This year’s panel discussion was moderated by Dr. C.P. Ravikumar, technical director, University Relations, Texas Instruments India.
The panelists were:
* Prof Ajit Kumar Panda, NIST Behrampur, Orissa.
* K Krishna Moorthy, MD, National Semiconductor India
* Dr K. Radhakrishna Rao, head, analog training, TI.
* R. Parthasarathy, managing director, CADD Centre.
Starting the discussion, Dr. Ravikumar said that the semicon industry is currently seeing fast paced growth. New knowledge is getting added every year. The semicon industry has been present in India for over 25 years now, and counting.
There is a varied expectations from the academia in India. For instance, should they teach fundamentals or skills? Do they have silicon experience, or can the institute bring this about on its own? What is important — going up or down the abstraction level?
Or, should VLSI education be introduced at the graduate level or should it be in the Masters leel? There are several gaps in the curriculum itself. What can the industry do about those gaps?
Dr. Ravikumar said: “TI is celebrating 25 years. The kinds of problems TI is working on today are vastly different from the times when it had started in India. Today, it is doing large SoCs. The industry has hige expectations from the academia.
People, he added. seem to have diverse opinion on VLSI. Even at abstraction levels, we can talk about power, circuit design, larger blocks, etc. You will likely hear different sort of viewpoints depending on who you are talking to.
He said: “A lot of effort is being put into the formation of new M Tech programs in VLSI across various institutes. Wheher the students passing out from these institutes will find employment in the Indian semiconductor industry- is also a point of debate. Again, I’ve seen VLSI being talked about in the graduate level as well.”
Since there were four panelists, I shall add their views in a separate post. Stay tuned, folks!😉
According to Malcom Penn, chairman and CEO, Future Horizons, 2010 — a barnstroming year — will likely see the global semiconductor industry grow by 31+ percent. He was delivering the company’s forecast at the ongoing 19th International Electronics Forum (IEF) 2010 in Dresden, Germany, which ends here tomorrow. He said it would take a disaster of the scale of Lehmann Brothers to derail this now!
Some of the other forecasts made by Malcolm Penn include:
* 2011: +28 percent; based on: peak of the structural cyclical boom (could stretch into 2012).
* 2012: +18 percent; based on: normal cyclical trash cycle starting 2H-2012 (1H-2013?).
* 2013: +3 percent based on: market correction in full flow (could be negative, cap ex overspend and inventory build depending).
* 2014: +12 percent; based on: start of the next cyclical recovery (single digit, if 2013 is negative).
The forecast track record of Future Horizons is quite interesting. As per forecasts made during the IFS2010 in Jan.2010, the chip fundamentals was said to be in very good shape. The industry was starting its recovery with shortages. Also, the ASPs had already stopped faling. The inventory levels were at an all-tme low. Finally, the capacity was tight, and spending, weak!
All of this added up to two years of very strong growth in prospect. Penn had said: “It doesn’t get much better than this. But, despite what the numbers say, still no-one believes beyond the next quarter! “Ah but” is still driving the industry consensus!
Industry fundamentals don’t lie — believe in them or die! The capacity famine was instigated two+ years ago — well before the crasj, today’s shortage was inevitable. The recovery dynamics will continue to strengthen. Future Horizons’ forecast is now +31 percent ~$300 billion. The next trash dynamic has still not yet triggered. It is unlikely to happen before 2011, meaning, 2012 impact. However, the economic uncertainty remains the biggest risk. Also, the global financial system is fundamentally flawed. Read more…